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We make use of a custom-designed cryo-CMOS multiplexer (MUX) to enable multiple quantum
devices to be characterized in a single cool-down of a dilution refrigerator. Combined with a packag-
ing approach that integrates cryo-CMOS chips and a hot-swappable, parallel device test platform,
we describe how this setup takes a standard wiring configuration as input and expands the capabil-
ity for batch-characterization of quantum devices at milli-Kelvin temperatures and high magnetic
fields. The architecture of the cryo-CMOS multiplexer is discussed and performance benchmarked
using few-electron quantum dots and Hall mobility-mapping measurements.
I. INTRODUCTION
Developing large-scale quantum machines brings
new and distinct challenges not apparent in early-
demonstration experiments with single devices or few-
qubit systems1–3. Although many fundamental scientific
barriers stand in the path to scale-up, significant progress
is likely if engineering methodologies4,5 can be leveraged
to establish processes that reliably and repeatedly pro-
duce devices and subsystems with high-yield and deter-
ministic performance. Key to such approaches is the abil-
ity to fabricate and characterize statistically significant
numbers of devices, a major challenge when electrical
measurements must be performed at milli-Kelvin tem-
peratures in the presence of high magnetic fields.
Standard techniques for electrical test, such as the use
of wafer-scale probe-stations, are challenging to imple-
ment in the deep-cryogenic environment. These difficul-
ties are not fundamental barriers but rather technical,
for instance, the challenge of connecting room tempera-
ture electronics to a large number of devices-under-test
below 1 K. A brute force approach, in which each device
is independently connected to test electronics via its own
wiring, becomes problematic for large wire-counts due
to the thermal leak of the wiring itself6, the footprint
of bulky connectors, and the likelihood of failure that
stems from using meters of cabling across large temper-
ature gradients. Together these aspects usually lead to
device characterization proceeding via serial cool-downs
of a dilution refrigerator, with each cycle taking several
days.
Overcoming the challenge of multiple cool-downs, the
need to perform high-throughput characterization has
motivated previous work in realizing multiplexing devices
and circuits. These include approaches that directly inte-
grate the multiplexing switches into the quantum device
chip7–9 using the same technology. Embedding the multi-
plexer in this way however, increases the complexity and
adds further steps to the fabrication process for quantum
devices.
Here we describe a platform that decouples the quan-
tum device and multiplexing circuit, fabricating a large-
number of multiplexer chips via tape-out to a commercial
CMOS foundry. This platform enables multiple quantum
devices to be characterized in a single cool-down and with
a standard cryostat wiring configuration. Our multi-
plexer (MUX) is based on custom cryo-CMOS technology
and specifically designed for operation below 100 mK. In
the particular implementation reported here, 16 indepen-
dent 1:5 MUX switches per die are configured by a room
temperature microcontroller. The switches are based on
parallel NMOS and PMOS transistors connected in a
transmission gate (TG) topology, allowing for full rail-to-
rail voltage swing of both the inputs and outputs. Our
design further allows ad-hoc reconfiguration and daisy
chaining of the multiplexer to suit particular device char-
acterization needs.
Demonstrating both control of high-impedance bias
lines and low-impedance transport measurements, we
tune a GaAs quantum dot to the few electron regime
via the Cryo-CMOS MUX, and measure the Hall mobil-
ity across a 2” InAs heterostructure. By making many
parallel mobility measurements in a single cool-down we
are able to map the variation in mobility across a wafer,
enabling fast feedback between the growth of materials
and device performance, an advantage for realizing and
optimizing topological quantum devices.
II. DEVICE DETAILS
A schematic of the experimental setup is shown in
Fig. 1 (a). Room temperature electronics are used to
generate and measure voltages and currents in a circuit
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FIG. 1. (a) Experimental setup employing our Cryo-CMOS multiplexer chip to allow the simultaneous characterization of up
to 25 DUTs at milli-kelvin temperature in a single cool-down. (b) Circuit block diagram of the multiplexer chip. Power supply
pins VDD and VSS are not shown in the diagram, but can be set such that both negative and positive bias voltages may be
applied, such that VSS <= Vout <= VDD. (c) Die photo of the fabricated chip. Inset shows part of the core switching circuit.
that comprises the device under test (DUT). The MUX
chip is located at the milli-Kelvin stage of a dilution re-
frigerator, on a sample circuit board (PCB) adjacent to
the DUT, and routes signals to and from it. Each MUX
chip consists of 16 instances of a 1:5 analog multiplex-
ing switch made from a 0.35 µm AMS CMOS process10.
The input of one multiplexer can be connected to any
of the 5 outputs or disconnected entirely. MUX chips
are controlled by a total of 6 control lines, including 2
power supply lines, and may be daisy chained together
to increase the switch count. Software control over the
switching topology is provided by a microprocessor11 lo-
cated at room temperature.
A circuit block diagram of the CMOS MUX is shown
in Fig. 1 (b). The multiplexing switches are of trans-
mission gate (TG) topology, consisting of parallel NMOS
and PMOS transistors of length 0.7 µm and width 40µm
and 120 µm respectively. The TG switch structure al-
lows for a maximum rail-to-rail input and output voltage
swing of VDD − VSS = 3.3 V. For our initial characteri-
zation, VDD is set to 3.3 V and VSS is set to 0 V, and are
the MUX chip’s high and low power supply respectively.
We emphasize that by the use of lower values for VSS
and VDD, the MUX can be used to provide negative bias
voltages. The use of a TG switch structure is necessary
to ensure operation across the entire supply range. While
using a single transistor switch design reduces the layout
area and eliminates the need for complementary control
signals, it limits the maximum output voltage swing to
between VSS and VDD−Vth,n if a single NMOS transistor
is used, or VSS + Vth,p and VDD if a single PMOS tran-
sistor is used, where Vth,n(p) are the threshold voltage for
NMOS (PMOS). The output swing can potentially be-
come even more limited as the devices are cooled due to
an increase in Vth,n(p) as the intrinsic carrier density of
the bulk, ni, is exponentially dependent on temperature.
As such, ni drops sharply at deep cryogenic temperatures
(< 40 K) due to bandgap widening and bulk carrier freeze
out. This causes the bulk Fermi-level to increase, result-
ing in an increase in Vth,n(p)
12,13. The shift in threshold
voltage, ∆Vth,n(p) depends on n-doping (p-doping) con-
centration. For the 0.35 µm AMS process used for our
devices, our measurements on transistor test structures
indicate that Vth,n increases from 0.5 V to 0.75 V as the
chip is cooled from room temperature to T = 6 K (similar
measurements were reported in14). The shift in Vth,p is
3more severe, rising from 0.8 V at 300 K to 1.35 V at 6 K.
Crucially, the threshold voltage of PMOS devices does
not saturate at deep cryogenic temperatures but rather
continues to increase as the temperature is lowered.
An optical micrograph of the die, shown in Fig. 1(c),
highlights the key regions of the multiplexer. The power
supply and digital control pins are placed on the left
hand side of the chip, and the multiplexing circuit and
IO pads are laid out in a symmetrical staggered arrange-
ment taking up 3.1× 0.8 mm of the core area. We note
that the majority of this area is dominated by IO pads,
whose area may be further miniaturized through the use
of high-density interconnect technologies such as flip-chip
bonding15. The control interface is a simple shift register
(edge triggered D flip-flop, DFF) bank with serial data
(DI) and clock (CLKI) inputs from an external controller
(see Fig. 1 (b)). A second row of registers is used to buffer
the switch controls. This enables the switch configuration
to be modified without affecting the state of the outputs.
The change takes effect concurrently only at the rising
edge of a global load (LD) signal. Notwithstanding com-
prehensive low temperature models and rigorous timing
analysis, it was imperative to improve the circuit’s im-
munity to timing violation by design. Therefore DI is
shifted from left to right of the flip-flop chain whereas
CLK is buffered inside each flip-flop and passed onto the
cell to its left. Though the cost of this design is ex-
tra logic gates and delay, propagating the DI and CLKI
signals from opposite direction guarantees proper logic
operation because data always arrives before the rising
edge of the clock. Further, the clocking events and sub-
sequent logic changes in each flip-flop are then slightly
staggered. This disperses the sudden draw of large load
current from the power supply that would have other-
wise occurred if all the flip-flops were clocked simultane-
ously. This is a pragmatic design, driven by the unique
challenges of cryogenic measurements that involve power
supply or digital signals being fed from room tempera-
ture instrumentation via meters of cables. In such setups,
maintaining stringent delay matching or supply regula-
tion can be difficult when compared to conventional room
temperature bench-top configurations.
By appropriate choice of topology, MUX chips may be
chained together arbitrarily with no increase in the num-
ber of control lines. This is facilitated by the chaining
of shift registers between chips, since the CLKI and DI
pins are buffered and brought off chip on the clock out
(CLKO) and data out (DO) pins respectively (see Fig. 1
(b)). Power supply and LD signals may be shared be-
tween dies. For example, the chip may be converted to
a 1 : 80 multiplexer by tying all inputs together. Alter-
natively, by the use of 6 chips, it is possible to create
16 × 1 : 25 multiplexers in the arrangement shown in
Fig. 1 (a). Thus, the design is modular, allowing both
the number of inputs and outputs to be increased without
a corresponding increase in control lines, at the cost of
a linear reduction at the rate that the state of the MUX
may be changed.
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FIG. 2. Characterization of the performance of the MUX
chip at T = 300 K and 4 K. (a) Multiplexing at 4 K with a
scope trace showing Vout connecting to Vin = 3 V when the
MUX switch is turned on. (b) Delay and (c) rise time through
the MUX switches at T = 300 K and 4 K. (d) On-state re-
sistance estimated from delay and rise-time data, Ron,est,
or measured directly using a lock-in amplifier, Ron,DC , at
T = 300 K and 4 K.
The switches in the MUX chip are designed to drive
both high-impedence bias lines, such as the bias gates
of a quantum dot device, as well as to probe transport
phenomena through devices, while maintaining a low on-
state resistance (< 200 Ω). The actual on-state resistance
of the TG switch will be a function of applied source and
drain voltage, VSD, of the transistors. In steady state op-
eration, for both biasing and transport applications, the
transistors in the on-state are expected to have a negli-
gibly small drain-source voltage, VDS  10 mV, where
they are designed operate in the ohmic region. The on-
state resistance of the transistor can be expressed as,
Ron ∼ W
µCoxL(VGS − Vth) (1)
where µ is carrier mobility, Cox is gate capacitance per
unit area, W , L are transistor width and length, and VGS
is gate to source voltage. The effect of VDS is negligible
in the limit that VGS − Vth  VDS .
At fixed temperature Ron is a non-linear function of
input voltage Vin, and supply voltages VDD and VSS .
Furthermore, the competing effect of increased Vth and
µ with cooling will cause Ron to vary depending on op-
erating temperature13,16. The ratio of on-resistance at
4T = 300 K and 4 K, γ = Ron,4K/Ron,300K , for both
NMOS and PMOS transistors operating in the ohmic re-
gion can be expressed as:
γn =
µn,300K
µn,4K
× 1
1− ∆Vth,n
V DD − Vin − Vth,n,300K
(2)
γp =
µp,300K
µp,4K
× 1
1− ∆Vth,p
Vin − |Vth,p,300K |
(3)
Here ∆Vth,n(p) is defined as Vth,n(p),4K − Vth,n(p),300K .
The operating temperature and corresponding transis-
tor type is denotes in the symbol subscript. We mea-
sure µp,4K to have increased by a factor of 2.4, whereas
µn,300K is measured to be 4 times higher compared to its
room temperature value14. Lower µ together with higher
Vth will cause Ron,p,4K to be much higher than Ron,n,4K .
To experimentally verify the performance of the Cryo-
CMOS MUX chip at cryogenic temperatures, we wire-
bond the dies to a test PCB for measurement at T =
300 K and 4 K. The outputs of 13 pairs of switches were
wirebonded in series to measure the performance of the
switches through the cryostat. The supply voltages for
the test were set to VDD = 3 V and VSS = 0 V respec-
tively. In addition, a pair of lines were shorted directly
on the PCB, and used to calibrate the fixed resistance
and delay through the cryostat. A representative trace,
showing the output voltage Vout being pulled high as the
switch is closed, is shown in Fig. 2 (a). A slight delay
between the LD pin being asserted and Vout being pulled
high is visible, as well as a finite rise time which is set
by the resistance of the switch and capacitance of wiring
through the fridge. Histograms of delay and rise time
across multiple switches in shown in Fig. 2 (b) and Fig. 2
(c) respectively at both 300 K (red), and 4 K (blue). A
faster response is observed at 4 K, which we attribute to
the reduction of Ron, leading to a faster switching time.
Finally, we measure the on-state resistance, Ron, of the
switches in two ways. First, we directly measure the on-
state resistance of the switches using conventional lock-in
techniques, with a 100µV excitation, through a shorted
pairs of switches. To find the individual switch resistance,
Ron,DC , the previously calibrated resistance of the cryo-
stat wiring is subtracted, and the result is divided by
2. Second, we extract the on-state resistance from the
measurement of rise time across the 13 pairs, using the
measured cable capacitance and known impedance of the
measurement equipment, which we denote Ron,est. The
measured values across all switches is plotted in Fig. 2
(d), with both techniques yielding values in good agree-
ment with each other.
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FIG. 3. (a) Photograph of the multiplexer characterization
PCB showing the MUX chip (red), and an equivalent quan-
tum dot connected to filtered DC lines via the MUX chip
(blue). (b) False-color SEM of a quantum dot device, fab-
ricated on a GaAs/(Al,Ga)As heterostructures. Ti/Au sur-
face gates (gold) are used to define two quantum wells (blue
dots). Locations of contacts to 2-dimensional electron gas are
indicated in orange boxes. (c) Charge stability diagram of
a double quantum dot showing the characteristic honeycomb
pattern of a double quantum dot. White dashed lines indicate
charge transitions and are a guide to the eye.
III. EXPERIMENTAL APPLICATIONS
A. Quantum Dots
In order to determine the suitability of our multiplexer
for quantum device characterization, we connect it to
the gates and ohmic contacts of a quantum dot device
and perform transport measurements. A typical quan-
tum dot device will have charging energies of around
100 µeV17. For a well defined quantum dot to be formed,
the electrical noise and heat introduced by our proxi-
mal Cryo-CMOS multiplexer must be negligible relative
to the charging energy18, thus quantum dot measure-
5FIG. 4. (a) Photograph of multiplexed characterization PCB showing MUX die (red) with 5 daughter-boards (orange) allowing
measurements, and an additional daughter-board (green), that has a connection to the fridge wiring bypassing the MUX chip.
(b) Cross-section of mother-board, interposer and swappable daughter-board. (c) Optical micrograph of Hall bar device for
characterizing mobility. A top gate (gold) allows for tuning of the density in the device. (d) Cross section of measured InAs
heterostructure. (e) Resistance of shorted MUX lines as a function of perpendicular magnetic field, measured across four
separate pairs of switches. (f) Hall resistivity as a function of VTG for n=9 Hall bar devices, measured across two cool-downs.
(g) Extracted mobility as a function of position on growth wafer.
ments provide a means of determining the suitability of
our MUX for purpose. The quantum dot device is fab-
ricated on an MBE grown GaAs/(Al,Ga)As heterostruc-
ture, which forms a 2-dimensional electron gas (2DEG)
91 nm below the surface. TiAu gates are patterned on the
surface to define the dots, separated by an 10 nm HfO2
dielectric. An optical micrograph of the device is shown
in Fig. 3 (a), with the MUX chip highlighted in the red
box and the quantum dot device highlighted in the blue
box. A false-color SEM of a similar device is shown in
Fig 3 (b). The sample is mounted at the milli-Kelvin
stage of a dilution refrigerator with a base temperature
of 8 mK. Negative voltages are applied to the surface
gates (gold) to create quantum dots (blue) containing a
discrete number of electrons. The occupancy of each dot
is denoted (N,M) where N (M) is the number of elec-
6trons on the left (right) quantum dot. Current is passed
through the quantum dot via contacts to the 2DEG, O2
and O3, where current is only able to flow when there
are available electron states in both the left and the right
quantum dot. In order to allow negative bias voltages to
be used, the MUX chip is operated with VSS = −2 V and
VDD = 1 V.
In Figure 3(c), the current through the quantum dot
is shown, with both gates and ohmic contacts routed
through the Cryo-CMOS MUX chip. Conventional lock-
in techniques are used for current readout with an exci-
tation voltage of 100µV across the device. A honeycomb
pattern characteristic of a double quantum dot is visible,
with charge transitions indicated by dotted lines. Similar
measurements were carried out for different gate configu-
rations. In the steady-state we find the additional heat or
noise generated by the MUX chip to be negligible, with
the base temperature of the cryostat unaffected by the
multiplexer.
B. Mobility Characterization
Finally, we demonstrate the use of our multiplexer
for performing batch materials characterization of InAs
heterostructures, of interest for the purpose of realizing
topological qubits19. Here we are focused on determin-
ing how parameters such as the carrier mobility of the
electron gas varies across a wafer, a key metric for device
performance20. To carryout batch-style measurements
we have developed a device packaging approach that al-
lows many quantum devices to be bonded onto separate
daughter PCBs21, that are collectively mounted on a
motherboard that also houses the CMOS MUX chips,
as shown in Fig. 4(a). This setup allows mounting of
five dies, each containing 4 devices, in the dilution refrig-
erator in a single cool-down, with an additional sixth die
configured such that its electrical connections bypass the
cyro-CMOS MUX. The daughter-boards are connected to
the motherboard via an interposer, that allows for sam-
ples to be rapidly interchanged in between cool-downs21
(Fig. 4 (b)).
In our demonstration the heterostructure consists
of a InAlAs/InAs/InGaAs quantum well grown 10 nm
below the surface on a 2” (100) InP substrate (Fig. 4
(c-d)). An 8 nm layer of Al was deposited in-situ to
induce superconductivity in the quantum well via the
proximity effect. Hall bar devices were defined across a
quarter wafer of heterostructure, and the Al removed in
the active area both by standard wet etching techniques.
A global ALD Al2O3 gate dielectric was then deposited,
followed by a Ti/Au top gate defined by e-beam
lithography. Magnetoconductance measurements of the
Hall bar were performed simultaneously as a function
of top gate voltage in a perpendicular magnetic field
using standard lock-in techniques. Fig. 4 (f) shows the
extracted resistivity as a function of top gate voltage
for 9 samples, obtained across two cool-downs. No
degradation in device performance is seen compared to
devices measured without the Cryo-CMOS MUX in-line.
Using this technique, we can map out the mobility as a
function of position of the die on the growth wafer, as
indicated in Fig. 4 (g). We observe that dies coming from
the edge of the wafer suffer a degradation of mobility
by a factor of two (27 000 cm2/(V s)) compared to dies
near the center of the wafer (44 000 cm2/(V s)).The
magnetoconductance measurements also allow us to
study the additional inline resistance that emerges as a
function of magnetic field. As shown in Fig. 4 (e), we
observe an additional linear resistance of 6 Ω T−1 within
the magnetic field range of −2 T to 2 T studied in this
work.
Note: In the final stage of submitting this manuscript
a preprint describing similar work using commercial off-
the-shelf CMOS multiplexing circuits has appeared22.
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